74LS12 Triple 3-Input Positive NAND Gate IC (7412 IC) DIP-14 Package

74LS12 Triple 3-Input Positive NAND Gate IC (7412 IC) DIP-14 Package

In Stock
ENQUIRY!
Category:

74LS12 Triple 3-Input Positive NAND Gate IC (7412 IC) DIP-14 Package

The 74LS12 Triple 3-Input Positive NAND Gates With Collector Outputs contains three 3 input independent gates each of which performs the positive logic NAND function.74LS12 IC can be soldered directly to the circuit board or can be mounted on a 14 pin IC base. 74LS12 Triple 3-Input Positive NAND Gates With Collector Outputs circuit is designed such that the operation produced on the inputs of pin are (1&2&3&4 NAND 10&11&12&13) is produced on the pin 8 . Operating supply voltages to the IC can vary between 4.5V to 5V and to a maximum of 5.5V and the input logic levels to the device in ‘0’ (LOW) state is max. 0.7V and for ‘1’ (HIGH) state is min 2V.

Description

Features:-

  • Operating Voltage Range 4.75V to 5V up to a maximum of5.5V.
  • Operating Temperature range : -55°C to +125°C
  • VH (Output High): 2.7V to 3.4V.
  • VL (Output Low): 0.36V to 0.5V.
  • Power Consumption: 3.3mA to 3.8mA
  • Operating Speed (Mhz):125 – 250.

Specification:-

  • Supply Voltage : 4.75 to 5.25
  • high-level input voltage : 2
  • low-level input voltage : 0.8
  • high-level output voltage : 5.5
  • low-level output current : 8
  • operating free-air temperature : 70

Package Includes:-

1 x 74LS12 Triple 3-Input Positive NAND Gate IC (7412 IC) DIP-14 Package

Reviews

There are no reviews yet.

Be the first to review “74LS12 Triple 3-Input Positive NAND Gate IC (7412 IC) DIP-14 Package”

Your email address will not be published. Required fields are marked *

Related products

74F280 9-Bit Parity Generator/Checker IC (74280) DIP-14 Package
Add to wishlist Compare

74F280 9-Bit Parity Generator/Checker IC (74280) DIP-14 Package

Read more
The  F280  is  a  high-speed  parity  generator/checker  that accepts  nine  bits  of  input  data  and  detects  whether  an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. I fan odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even out-put
ENQUIRY!
74F533 Octal Transparent Latch with 3-State Outputs IC (74533) DIP-20 Package
Add to wishlist Compare

74F533 Octal Transparent Latch with 3-State Outputs IC (74533) DIP-20 Package

Read more
The 74F533 consists of eight latches with 3-STATE outputs for   bus   organized   system   applications.   The   flip-flops appear transparent to the data when Latch Enable (LE) is HIGH.  When  LE  is  LOW,  the  data  that  meets  the  setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.

Features :-

  • Eight latches in a single package
  • 3-STATE outputs for bus interfacing
ENQUIRY!
74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package
Add to wishlist Compare

74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package

Read more
The 74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input IA=B also serves as an active LOW enable input

Features :-

  • Compares two 8-bit words in 6.5 ns typ
  • Expandable to any word length
  • 20-pin package
ENQUIRY!
74F109 Positive J-K Positive Edge-Triggered Flip-Flops IC (74109) DIP-16 Package
Add to wishlist Compare

74F109 Positive J-K Positive Edge-Triggered Flip-Flops IC (74109) DIP-16 Package

Read more
The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are edge-triggered inputs which control the state changes of the flip-flops as described in the function table. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. The J and K inputs must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. The JK design allows operation as a D flip-flop by tying J and K inputs together. Although the clock input is level sensitive, the positive transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock to output delay time for reliable operation

Features :-

Industrial temperature range available (–40°C to +85°C)
ENQUIRY!
74HC158 Quad 2-Input Multiplexer IC (74158 IC) DIP-16 Package
Add to wishlist Compare

74HC158 Quad 2-Input Multiplexer IC (74158 IC) DIP-16 Package

Read more
74HC158 is a 16 Pin Quad 2-Input Multiplexer IC having 2V to 6V Operating Voltage range with 1uA Low Input current and high noise immunity. It select 4 bits of data from two sources under the control of a common data select input (S). The enable input (E) is active LOW. When E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.

Features:-

  • Common Select Input
  • Separate Enable Inputs
  • Buffered inputs and Outputs
  • Fanout (Over Temperature Range)
  • Standard Outputs  : 10 LSTTL Loads
  • Bus Driver Outputs : 15 LSTTL Loads
  • Wide Operating Temperature Range : -55oC to 125oC
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
  • 2V to 6V Operation
  • High Noise Immunity: NIL = 30%, NIH = 30%of VCC at VCC = 5V
  • HCT Types-
  • 4.5V to 5.5V Operation
  • Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min)
  • CMOS Input Compatibility, Il≤1μA at VOL, VOH
 
ENQUIRY!
74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package
Add to wishlist Compare

74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package

Read more
74HC109 Dual J-K Positive-Edge-Triggered Flip-Flop IC – DIP-16 Package The 74HC109 is a dual positive edge triggered JK flip-flop featuring individual nJ and nK inputs. It has clock (nCP) inputs, set (nSD) and reset (nRD) inputs and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The nJ and nK inputs control the state changes of the flip-flops as described in the mode select function table. The nJ and nK inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the nJ and nK inputs together. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product is known as 74109 IC, 74109 SMD IC, 74HC109 IC, 74HC109 SMD IC, Components, Dual J-K Positive-Edge-Triggered Flip-Flops IC, Dual J-K Positive-Edge-Triggered Flip-Flops SMD IC, SN74HC109D, CD74HC109M, 74HC109D, CD74HC109E, SN74HC109N, CD74HC109ME4.

Features :-

  • Input Levels :
– For 74HC109: CMOS level – For 74HCT109: TTL level
  • J and K inputs for easy D-type flip-flop
  • Toggle flip-flop or “do nothing” mode
  • Specified in compliance with JEDEC standard no. 7A
  • ESD protection:
– HBM JESD22-A114F exceeds 2000 V – MM JESD22-A115-A exceeds 200 V
  • Multiple package options
ENQUIRY!

Product Enquiry