74HC273 Octal D-Type Flip-Flop with Reset IC (74273 IC) DIP-20 Package

74HC273 Octal D-Type Flip-Flop with Reset IC (74273 IC) DIP-20 Package

In Stock
ENQUIRY!
Category:

74HC273 is a 20 Pin Octal D-Type Positive Edge Trigger Flip-Flop with Reset IC having 2V to 6V Operating Voltage range with 5.2mA output current and high noise immunity. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Description

Specifications:-

  • Package Type:            DIP
  • Voltage Rating:           2 to 6V
  • Current Rating:           5.2mA output current
  • Temperature Rating:    -40 to 85 Deg C
  • Number of Pins:          20
  • Propagation Delay:      18ns
  • Frequency:                 20MHz

 

Reviews

There are no reviews yet.

Be the first to review “74HC273 Octal D-Type Flip-Flop with Reset IC (74273 IC) DIP-20 Package”

Your email address will not be published. Required fields are marked *

Related products

74F640 Octal Bus Transceiver Inverting (3-State) IC (74640) DIP-20 Package
Add to wishlist Compare

74F640 Octal Bus Transceiver Inverting (3-State) IC (74640) DIP-20 Package

Read more
The 74F640 is an octal transceiver featuring inverting 3-State bus compatible outputs in both transmit and receive directions. The B port outputs are capable of sinking 64mA and sourcing 15mA, providing very good capacitive drive characteristics. The device features an Output Enable (OE) input for easy cascading and Transmit/Receiver (T/R) input for direction control. The 3-State outputs, B0–B7, have been designed to prevent output bus loading if the power is removed from the device

Features :-

  • High-impedance NPN base inputs for reduced loading (70µA in High and Low states)
  • Ideal for applications which require high-output drive and minimal bus loading
  • Inverting version of 74F245
  • Octal bidirectional bus interface
  • 3-State outputs sink 64mA and source 15mA
ENQUIRY!
74F533 Octal Transparent Latch with 3-State Outputs IC (74533) DIP-20 Package
Add to wishlist Compare

74F533 Octal Transparent Latch with 3-State Outputs IC (74533) DIP-20 Package

Read more
The 74F533 consists of eight latches with 3-STATE outputs for   bus   organized   system   applications.   The   flip-flops appear transparent to the data when Latch Enable (LE) is HIGH.  When  LE  is  LOW,  the  data  that  meets  the  setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.

Features :-

  • Eight latches in a single package
  • 3-STATE outputs for bus interfacing
ENQUIRY!
74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package
Add to wishlist Compare

74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package

Read more
74HC109 Dual J-K Positive-Edge-Triggered Flip-Flop IC – DIP-16 Package The 74HC109 is a dual positive edge triggered JK flip-flop featuring individual nJ and nK inputs. It has clock (nCP) inputs, set (nSD) and reset (nRD) inputs and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The nJ and nK inputs control the state changes of the flip-flops as described in the mode select function table. The nJ and nK inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the nJ and nK inputs together. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product is known as 74109 IC, 74109 SMD IC, 74HC109 IC, 74HC109 SMD IC, Components, Dual J-K Positive-Edge-Triggered Flip-Flops IC, Dual J-K Positive-Edge-Triggered Flip-Flops SMD IC, SN74HC109D, CD74HC109M, 74HC109D, CD74HC109E, SN74HC109N, CD74HC109ME4.

Features :-

  • Input Levels :
– For 74HC109: CMOS level – For 74HCT109: TTL level
  • J and K inputs for easy D-type flip-flop
  • Toggle flip-flop or “do nothing” mode
  • Specified in compliance with JEDEC standard no. 7A
  • ESD protection:
– HBM JESD22-A114F exceeds 2000 V – MM JESD22-A115-A exceeds 200 V
  • Multiple package options
ENQUIRY!
74F64 4-2-3-2-Input AND-OR-Invert Gate IC (7464) DIP-14 Package
Add to wishlist Compare

74F64 4-2-3-2-Input AND-OR-Invert Gate IC (7464) DIP-14 Package

Read more
This device contains gates configured to perform a 4-2-3-2input AND-OR-INVERT function.
ENQUIRY!
74F182 Carry Lookahead Generator IC (74182) DIP-16 Package
Add to wishlist Compare

74F182 Carry Lookahead Generator IC (74182) DIP-16 Package

Read more
The 74F182 is a high-speed carry lookahead generator. It is  generally  used  with  the  74F181  or  74F381  4-bit  arithmetic  logic  units  to  provide  high-speed  lookahead  over word lengths of more than four bits

Features :-

  • Provides lookahead carries across a group of four ALUs
  • Multi-level  lookahead  high-speed  arithmetic  operation over long word lengths
ENQUIRY!
74HC163 Presettable synchronous Binary counter IC (74163) DIP-16 Package
Add to wishlist Compare

74HC163 Presettable synchronous Binary counter IC (74163) DIP-16 Package

Read more
The 74HC163; 74HCT163 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset to a HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action. It causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW after the next positive-going transition on the clock input (CP). This action occurs regardless of the levels at input pins PE, CET and CEP. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate. The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC

Features :-

  • Complies with JEDEC standard no. 7A
  • Input levels:
For 74HC163: CMOS level For 74HCT163: TTL level
  • Synchronous counting and loading
  • 2 count enable inputs for n-bit cascading
  • Synchronous reset
  • Positive-edge triggered clock
  • ESD protection:
HBM JESD22-A114F exceeds 2 000 V MM JESD22-A115-A exceeds 200 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C
ENQUIRY!

Product Enquiry