Shop fromIndia’s Most Affordable Electronics Store
from Rs.99.00
Don't miss this special opportunity today.
Showing 33–48 of 262 resultsSorted by latest
The 74LS11 contains three independent gates each of which performs the logic AND function.
The 74LS109 devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and tying J high. They also can perform as D-type flip-flops if J and K are tied together. The 74LS109 is characterized for operation from 0°C to 70°C. The feature of 74LS109 is a package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
The 74LS10 contains three independent gates each of which performs the logic NAND function.
These devices contain four independent 2-input AND gates. The SN5408,SN54LS08,and SN54S08 are Characterized for operation over the full military Temperture range of -55°C to 125°C.The SN7408,SN74LS08 and SN74S08 are characterized for operation from 0°C to 70°C.
Pin Configuration:-
- Pin 1 (A1): This is the first input pin of the 1st AND logic gate within IC
- Pin2 (B1): This is the second input pin for the 1st AND logic gate within IC.
- Pin 3 (Y1): The first AND gate output can be obtained at this pin.
- Pin 4 (A2): This is the 1st input pin of the 2nd AND gate within this IC.
- Pin 5 (B2): This pin provides the second input toward the 2nd AND gate within this IC.
- Pin 6 (Y2): This pin is used to get the o/p of the 2nd AND gate from this IC.
- Pin 7 (GND): This is a GND pin; used as a common GND through other communication devices using IC & Power Supply.
- Pin 8 (Y3): This pin is used to get the output of the 3rd AND gate from this IC.
- Pin 9 (A3): This pin is used to provide the 1st input to the 3rd AND gate toward the IC.
- Pin 10 (B3): This pin is used to provide the 2nd input toward the 3rd AND logic gate toward the IC.
- Pin 11(Y4): This pin is used to get the output of the 4th AND gate from this IC.
- Pin 12 (A4): This pin is used as the 1st input pin of the 4th AND gate.
- Pin 13 (B4): This pin is used as the 2nd input pin of the 4th AND gate
- Pin 14 (VCC): At this pin, the power supply can be provided to make the IC active.
This 74LS06 monolithic hex inverter buffers/drivers feature high-voltage open-collector outputs to interface with high-level circuits (such as MOS), or for driving high-current loads, and are also characterized for use as inverter buffers for driving TTL inputs. The ′LS06 has a rated output voltage of 30 V and the ′LS16 has a rated output voltage of 15 V. The maximum sink current for the 74LS06 is 40 mA. The circuits is compatible with most TTL families. Inputs are diode-clamped to minimize transmission-effects, which simplifies design. Typical power dissipation is 175 mW and average propagation delay time is 8 ns. The 74LS06 is characterized for operation from 0°C to 70°C.
74LS04 is Hex Inverter NOT gate IC. It consists of six inverters which perform logical invert action. output of an inverter is complement of its input logic state i.e. when input is high its output is low and vice versa. device contains six independent gates each of which performs logic INVERT function. Operating voltage is 5V, high-level input voltage is 2V, and low-level input is 0.8V. Contains absolute maximum ratings over operating free-air temperature range, recommended operating conditions, electrical characteristics over recommended operating free-air temperature range.
The 74LS02 is a 14 Pin Quad 2-Input NOR Gate IC. NOR gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to HC gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs, providing high noise immunity and the ability to drive 10 LS-TTL loads. The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family.
All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground.
The 74LS00 is a 14 Pin Quad 2-Input NAND Gate IC. This device contains four independent gates each of which performs the logic NAND function. NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs.
All devices have high noise immunity and the ability to drive 10 LS-TTL loads. The 74LS logic family is functionally as well as pin-out compatible with the standard 74HC logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground.
The 74HC93 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC93 are 4-bit binary ripple counters. The devices consist of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate clock input (CP0 and CP1) to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Qn outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.
A gated AND asynchronous master reset (MR1 and MR2) is provided which overrides both clocks and resets (clears) all flip-flops. Since the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes. In a 4-bit ripple counter the output Q0 must be connected externally to input CP1. The input count pulses are applied to clock input CP0. Simultaneous frequency divisions of 2, 4, 8 and 16 are performed at the Q0, Q1, Q2 and Q3 outputs as shown in the function table. As a 3-bit ripple counter the input count pulses are applied to input CP1. Simultaneous frequency divisions of 2, 4 and 8 are available at the Q1, Q2 and Q3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.
74HC86 is Quad 2-Input EXOR Gate 14 Pin IC. It is an advanced high speed CMOS 2−input Exclusive−OR gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. Internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. Inputs tolerate voltages up to 7V, allowing interface of 5V systems to 3V systems. Used for Building Arithmetic Logic Circuits, Computational Logic Comparators and Error Detection Circuits and True/Complement Element.
The 74HC85 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC85 are 4-bit magnitude comparators that can be expanded to almost any length. They perform comparison of two 4-bit binary, BCD or other monotonic codes and present the three possible magnitude results at the outputs (QA>B, QA=B and QAB, IA=B and IAB = = LOW and IA=B = HIGH. For words greater than 4-bits, units can be cascaded by connecting outputs QAΒ and QA=B to the corresponding inputs of the significant comparator.
74HC75 is 4 Bit Bi-Stable Latch 16 Pin IC. It contains 4 transparent D latches with common enable (gate) on latches 0 and 1 and another common enable on latches 2 and 3. When Q follows D (latch enabled) latch is said to be transparent. Q output will change only on edge of input trigger pulse. small triangle on clock (Cp) input of symbol indicates that device is positive edge-triggered. D and clock inputs are synchronous inputs. set (SD) and reset (RD) inputs are asynchronous. They operate independent of D and Cp. bubbles on set and reset inputs indicate that they are low active. latches are ideally suited for use as temporary storage for binary information between processing units and input output or indicator units.
The 74HC595 high speed shift register utilizes advanced silicon-gate CMOS technology. This device possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has 8 3-STATE outputs. Separate clocks are provided for both the shift register and the storage register.
The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state will always be one clock pulse ahead of the storage register. The 74HC logic family is speed, function, and pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground.
The 74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. These devices are positive edge triggered flip-flops.
Data at the D inputs, meeting the set-up and hold time requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. The 74HC logic family is speed, function, and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground
The 74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.
When the LATCH ENABLE(LE) input is HIGH, the Q outputs will follow the D inputs. When the LATCH ENABLE goes LOW, data at the D inputs will be retained at the outputs until LATCH ENABLE returns HIGH again. When a HIGH logic level is applied to the OUTPUT CONTROL OC input, all outputs go to a HIGH impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. The 74HC logic family is speed, function and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground.
The 74HC541 is an octal non-inverting buffer/line driver with 3-state outputs. The device features two output enables (OE1 and OE2). A HIGH on OEn causes the outputs to assume a high-impedance OFF-state. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.
