74LS96 5-Bit Shift Register IC (7496 IC) DIP-16 Package

74LS96 5-Bit Shift Register IC (7496 IC) DIP-16 Package

In Stock
ENQUIRY!
Category:

The 74LS96 is a 5-bit shift register with both serial and parallel (ones transfer) data entry. Since the ’96 has the output of each stage available as well as a D-type serial input and ones transfer inputs on each stage, it can be used 5-bit serial- to-parallel, serial-to-serial and some parallel-to-serial data operations. The 74LS96 is five master/slave flip-flops connected to perform right shift. The flip- flops change state on the LOW-HIGH transition of the clock. The Serial (S) input is edge-triggered and must be stable only one set-up time before the LOW to HIGH clock transition.

Description

Features:-

• 5-bit parallel-to-serial or serial-to-parallel converter

• Asynchronous transfer preset entry

• Buffered positive-triggered clock

• Buffered active LOW Clear

Specifications:-

Symbol Parameter Values Unit
VCC Supply Voltage 7 V
VIN  Input Voltage -0.5 to 7.0 V
IIN Input Current -30 to 1 m A
VOUT Voltage applied to output in HIGH output State -0.5 to Vcc V
TA Operating Free Air Temperature 0 to 70 °C

Reviews

There are no reviews yet.

Be the first to review “74LS96 5-Bit Shift Register IC (7496 IC) DIP-16 Package”

Your email address will not be published. Required fields are marked *

Related products

74F574 Octal Edge-Triggered D-Type Flip-Flop with 3-State Outputs IC (74574) DIP-20 Package
Add to wishlist Compare

74F574 Octal Edge-Triggered D-Type Flip-Flop with 3-State Outputs IC (74574) DIP-20 Package

Read more
This 8-bit flip-flop features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight flip-flops of the SN74F574 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs will be set to the logic levels that were set up at the data (D) inputs. A buffered output enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The output enable (OE) does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. The SN74F574 is characterized for operation from 0°C to 70°C.

Features :-

  • Eight D-Type Flip-Flops in a Single Package
  • 3-State Bus-Driving True Outputs
  • Full Parallel Access for Loading
  • Buffered Control Inputs
  • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs
ENQUIRY!
74F640 Octal Bus Transceiver Inverting (3-State) IC (74640) DIP-20 Package
Add to wishlist Compare

74F640 Octal Bus Transceiver Inverting (3-State) IC (74640) DIP-20 Package

Read more
The 74F640 is an octal transceiver featuring inverting 3-State bus compatible outputs in both transmit and receive directions. The B port outputs are capable of sinking 64mA and sourcing 15mA, providing very good capacitive drive characteristics. The device features an Output Enable (OE) input for easy cascading and Transmit/Receiver (T/R) input for direction control. The 3-State outputs, B0–B7, have been designed to prevent output bus loading if the power is removed from the device

Features :-

  • High-impedance NPN base inputs for reduced loading (70µA in High and Low states)
  • Ideal for applications which require high-output drive and minimal bus loading
  • Inverting version of 74F245
  • Octal bidirectional bus interface
  • 3-State outputs sink 64mA and source 15mA
ENQUIRY!
74HC237 3-to-8 line Decoder/Demultiplexer IC (74237 IC) DIP-16 Package
Add to wishlist Compare

74HC237 3-to-8 line Decoder/Demultiplexer IC (74237 IC) DIP-16 Package

Read more
The 74HC237 is a 3-to-8 line decoder, demultiplexer with latches at the three address inputs (An). The 74HC237 essentially combines the 3-to-8 decoder function with a 3-bit storage latch. When the latch is enabled (LE = LOW), the 74HC237 acts as a 3-to-8 active LOW decoder. When the latch enable (LE) goes from LOW-to-HIGH, the last data present at the inputs before this transition, is stored in the latches. Further address changes are ignored as long as LE remains HIGH. The output enable input (E1 and E2) controls the state of the outputs independent of the address inputs or latch operation. All outputs are HIGH unless E1 is LOW and E2 is HIGH. The 74HC237 is ideally suited for implementing non-overlapping decoders in 3-state systems and strobes (stored address) applications in bus-oriented systems.
ENQUIRY!
74F138 1-of-8 Decoder/Demultiplexer IC (74138) DIP-16 Package
Add to wishlist Compare

74F138 1-of-8 Decoder/Demultiplexer IC (74138) DIP-16 Package

Read more
The 74F138 decoder accepts three binary weighted inputs (A0, A1, A2) and when enabled, provides eight mutually exclusive, active low outputs (Q0 – Q7). The device features three enable inputs; two active low (E0, E1) and one active high (E2). Every output will be high unless E0 and E1 are low and E2 is high. This multiple enable function allows easy parallel expansion of the device to 1–of–32 (5 lines to 32 lines) decoder with just four 74F138s and one inverter The device can be used as an eight output demultiplexer by using one of the active low enable inputs as the data input and the remaining enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active high or active low state.

Features :-

  • Demultiplexing capability
  • Multiple input enable for easy expansion
  • Ideal for memory chip select decoding
  • Industrial temperature range available (–40°C to +85°C)
 
ENQUIRY!
74F251 8-Inputs Multiplexer with 3-State Outputs IC (74251) DIP-16 Package
Add to wishlist Compare

74F251 8-Inputs Multiplexer with 3-State Outputs IC (74251) DIP-16 Package

Read more
The 74F251 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided

Features :-

  • Multifunctional Capacity
  • On-Chip Select Logic Decoding
  • Inverting and Noninverting 3-State Output
ENQUIRY!
74HC161 4-Bit Presettable Synchronous Binary Counter IC (74161) DIP-16 Package
Add to wishlist Compare

74HC161 4-Bit Presettable Synchronous Binary Counter IC (74161) DIP-16 Package

Read more
The 74HC161 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters maybe preset HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW regardless of the levels at input pins CP, PE, CET and CEP (thus providing an asynchronous clear function). The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time ,according to the following formula:
ENQUIRY!

Product Enquiry