74F74 Dual D-Type Positive Edge-Triggered Flip-Flop IC (7474) DIP-14 Package

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop IC (7474) DIP-14 Package

In Stock
ENQUIRY!
Category:

The F74 is a dual D-type flip-flop with Direct Clear and Set inputs  and  complementary  (Q,  Q)  outputs.  Information  at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold  voltage  has  been  passed,  the  Data  input  is locked out and information present will not be transferred to the  outputs  until  the  next  rising  edge  of  the  Clock  Pulse input.

Features :-

  • Asynchronous Inputs:
  • LOW input to SD sets Q to HIGH level
  • LOW input to CD sets Q to LOW level
  • Clear and Set are independent of clock
  • Simultaneous LOW on CD and SD makes both Q and Q HIGH

Description

Specifications :-

  • Input HIGH Voltage : 2.0V
  • Input LOW Voltage : 0.8V
  • Input Clamp Diode Voltage : -1.2V
  • Output HIGH Voltage : 2.5V 10% VCC
  • Output LOW Voltage : 0.5V 10% VCC
  • Input HIGH Current : 5.0A
  • Input HIGH Current Breakdown Test : 7.0A
  • Output HIGH Leakage Current : 50A
  • Input Leakage Test : 4.75V
  • Output Leakage Circuit Current : 3.75A
  • Input LOW Current : -0.6mA
  • Output Short-Circuit Current : -60 – -150mA
  • Power Supply Current : 16.0mA

Package Includes :-

1 X 74F74 Dual D-Type Positive Edge-Triggered Flip-Flop IC (7474) DIP-14 Package

Reviews

There are no reviews yet.

Be the first to review “74F74 Dual D-Type Positive Edge-Triggered Flip-Flop IC (7474) DIP-14 Package”

Your email address will not be published. Required fields are marked *

Related products

74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package
Add to wishlist Compare

74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package

Read more
74HC109 Dual J-K Positive-Edge-Triggered Flip-Flop IC – DIP-16 Package The 74HC109 is a dual positive edge triggered JK flip-flop featuring individual nJ and nK inputs. It has clock (nCP) inputs, set (nSD) and reset (nRD) inputs and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The nJ and nK inputs control the state changes of the flip-flops as described in the mode select function table. The nJ and nK inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the nJ and nK inputs together. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product is known as 74109 IC, 74109 SMD IC, 74HC109 IC, 74HC109 SMD IC, Components, Dual J-K Positive-Edge-Triggered Flip-Flops IC, Dual J-K Positive-Edge-Triggered Flip-Flops SMD IC, SN74HC109D, CD74HC109M, 74HC109D, CD74HC109E, SN74HC109N, CD74HC109ME4.

Features :-

  • Input Levels :
– For 74HC109: CMOS level – For 74HCT109: TTL level
  • J and K inputs for easy D-type flip-flop
  • Toggle flip-flop or “do nothing” mode
  • Specified in compliance with JEDEC standard no. 7A
  • ESD protection:
– HBM JESD22-A114F exceeds 2000 V – MM JESD22-A115-A exceeds 200 V
  • Multiple package options
ENQUIRY!
74F109 Positive J-K Positive Edge-Triggered Flip-Flops IC (74109) DIP-16 Package
Add to wishlist Compare

74F109 Positive J-K Positive Edge-Triggered Flip-Flops IC (74109) DIP-16 Package

Read more
The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are edge-triggered inputs which control the state changes of the flip-flops as described in the function table. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. The J and K inputs must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. The JK design allows operation as a D flip-flop by tying J and K inputs together. Although the clock input is level sensitive, the positive transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock to output delay time for reliable operation

Features :-

Industrial temperature range available (–40°C to +85°C)
ENQUIRY!
74F393 Dual 4-Bit Binary Ripple Counter IC (74393) DIP-14 Package
Add to wishlist Compare

74F393 Dual 4-Bit Binary Ripple Counter IC (74393) DIP-14 Package

Read more
The 74F393 is a Dual Ripple Counter with separate Clock (CPn) and Master Reset (MR) inputs to each counter. The two counters are identified by the “a” and “b” suffixes in the pin configuration. The operation of each half of the 74F393 is the same. The counters are triggered by a High-to-Low transition of the Clock (CPa and CPb)inputs. The counter outputs are internally connected to provide Clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high speed address decoding. The Master Resets (MRa and MRb) are active High asynchronous inputs; one for each 4-bit counter. A High level in the MR input overrides the Clock and sets the outputs Low

Features :-

  • Two 4-bit binary counters
  • Two Master Resets to clear each 4-bit counter individually
ENQUIRY!
74F113 Dual JK Negative Edge-Triggered Flip-Flop IC (74113) DIP-16 Package
Add to wishlist Compare

74F113 Dual JK Negative Edge-Triggered Flip-Flop IC (74113) DIP-16 Package

Read more
The  74F113  offers  individual  J,  K,  Set and  Clock inputs. When the clock goes  HIGH, the inputs are enabled  and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flip-flop  will  perform  according  to  the  Truth  Table  as  long  as minimum setup and hold times are observed. Input data is transferred  to  the  outputs  on  the  falling  edge  of  the  clock pulse.

Features :-

  • Asynchronous input: LOW input to SD sets Q to HIGH level Set is independent of clock
ENQUIRY!
74HC194 4-Bit Bi-directional Shift Register IC (74194 IC) DIP-16 Package
Add to wishlist Compare

74HC194 4-Bit Bi-directional Shift Register IC (74194 IC) DIP-16 Package

Read more
The 74HC194/74HCT194 is a 4-bit bidirectional universal shift register. The synchronous operation of the device is determined by the mode select inputs (S0, S1). In parallel load mode (S0 and S1 HIGH) data appearing on the D0 to D3 inputs, when S0 and S1 are HIGH, is transferred to the Q0 to Q3 outputs. When S0 is HIGH and S1 is LOW data is entered serially via DSL and shifted from left to right; when S0 is LOW and S1 is HIGH data is entered serially via DSR and shifted from right to left. DSR and DSL allow multistage shift right or shift left data transfers without interfering with parallel load operation. If both S0 and S1 are LOW, existing data is retained in a hold mode. Mode select and data inputs are edge-triggered, responding only to the LOW-to-HIGH transition of the clock (CP). Therefore, the only timing restriction is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse. When LOW, the asynchronous master reset (MR) overrides all other input conditions and forces the Q outputs LOW. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
ENQUIRY!
74F533 Octal Transparent Latch with 3-State Outputs IC (74533) DIP-20 Package
Add to wishlist Compare

74F533 Octal Transparent Latch with 3-State Outputs IC (74533) DIP-20 Package

Read more
The 74F533 consists of eight latches with 3-STATE outputs for   bus   organized   system   applications.   The   flip-flops appear transparent to the data when Latch Enable (LE) is HIGH.  When  LE  is  LOW,  the  data  that  meets  the  setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.

Features :-

  • Eight latches in a single package
  • 3-STATE outputs for bus interfacing
ENQUIRY!

Product Enquiry