74LS95 4-bit Parallel-Access Shift Register IC (7495 IC) DIP-14 Package

74LS95 4-bit Parallel-Access Shift Register IC (7495 IC) DIP-14 Package

In Stock
ENQUIRY!
Category:

The 74LS95 is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH to LOW transition of the appropriate clock input. The LS95B is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

Description

Features:- 

• Synchronous, Expandable Shift Right

• Synchronous Shift Left Capability

• Synchronous Parallel Load

• Separate Shift and Load Clock Inputs

• Input Clamp Diodes Limit High Speed Termination Effects

Specifications:-

Symbol Parameter Min Typ Max Unit
VCC Supply Voltage 54 4.5 5 5.5 V
74 4.75 5 5.25
TA Operating Ambient Temperature Range 54 -55 25 125 °C
74 0 25 70
IOH Output Current — High 54,74 -0.4 mA
IOL Output Current — Low 54 4 mA
74 8

Reviews

There are no reviews yet.

Be the first to review “74LS95 4-bit Parallel-Access Shift Register IC (7495 IC) DIP-14 Package”

Your email address will not be published. Required fields are marked *

Related products

74F64 4-2-3-2-Input AND-OR-Invert Gate IC (7464) DIP-14 Package
Add to wishlist Compare

74F64 4-2-3-2-Input AND-OR-Invert Gate IC (7464) DIP-14 Package

Read more
This device contains gates configured to perform a 4-2-3-2input AND-OR-INVERT function.
ENQUIRY!
74HC20 Dual 4-input NAND Gate IC (7420 IC) DIP-14 Package
Add to wishlist Compare

74HC20 Dual 4-input NAND Gate IC (7420 IC) DIP-14 Package

Read more
The 74HC20 is a 14 Pin Quad 4-Input NAND Gate IC. This device contains four independent gates each of which performs the logic NAND function. NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs. All devices have high noise immunity and the ability to drive 10 LS-TTL loads. The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground.
ENQUIRY!
74F240 Octal Buffers/Line Drivers with 3-State Outputs IC (74240) DIP-20 Package
Add to wishlist Compare

74F240 Octal Buffers/Line Drivers with 3-State Outputs IC (74240) DIP-20 Package

Read more
The 74F240 are octal buffers and line drivers designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC and board density.

Features:-

  • 3-STATE outputs drive bus lines or buffer memory address registers
  • Outputs sink 64mA (48mA mil)
  • 12mA source current
  • Input clamp diodes limit high-speed termination effects
ENQUIRY!
74F74 Dual D-Type Positive Edge-Triggered Flip-Flop IC (7474) DIP-14 Package
Add to wishlist Compare

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop IC (7474) DIP-14 Package

Read more
The F74 is a dual D-type flip-flop with Direct Clear and Set inputs  and  complementary  (Q,  Q)  outputs.  Information  at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold  voltage  has  been  passed,  the  Data  input  is locked out and information present will not be transferred to the  outputs  until  the  next  rising  edge  of  the  Clock  Pulse input.

Features :-

  • Asynchronous Inputs:
  • LOW input to SD sets Q to HIGH level
  • LOW input to CD sets Q to LOW level
  • Clear and Set are independent of clock
  • Simultaneous LOW on CD and SD makes both Q and Q HIGH
ENQUIRY!
74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package
Add to wishlist Compare

74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package

Read more
The 74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input IA=B also serves as an active LOW enable input

Features :-

  • Compares two 8-bit words in 6.5 ns typ
  • Expandable to any word length
  • 20-pin package
ENQUIRY!
74HC163 Presettable synchronous Binary counter IC (74163) DIP-16 Package
Add to wishlist Compare

74HC163 Presettable synchronous Binary counter IC (74163) DIP-16 Package

Read more
The 74HC163; 74HCT163 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset to a HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action. It causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW after the next positive-going transition on the clock input (CP). This action occurs regardless of the levels at input pins PE, CET and CEP. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate. The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC

Features :-

  • Complies with JEDEC standard no. 7A
  • Input levels:
For 74HC163: CMOS level For 74HCT163: TTL level
  • Synchronous counting and loading
  • 2 count enable inputs for n-bit cascading
  • Synchronous reset
  • Positive-edge triggered clock
  • ESD protection:
HBM JESD22-A114F exceeds 2 000 V MM JESD22-A115-A exceeds 200 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C
ENQUIRY!

Product Enquiry