74LS598 8-Bit Shift Register IC (74598) DIP-20 Package

74LS598 8-Bit Shift Register IC (74598) DIP-20 Package

In Stock
ENQUIRY!
Category:

The LS598 comes in a 20-pin package and has all the features of the LS597 plus 3-state 1/0 ports that pro vide parallel shift register outputs and also has multiplexed serial data inputs.

Description

Features :-

  • Parallel 3-State I/O, Storage Register Inputs, Shift Register Outputs (LS598)
  • Shift Register has Direct Overriding Load and Clear
  • Accurate Shift-Frequency : DC to 20MHz

Specifications :-

  • Supply Voltage : 4.75 – 5.25V
  • Output Current-High : –2.6mA
  • Output Current-Low : 24mA
  • Shift Clock Frequency : 20MHz
  • Operation free air temperature : 70˚C

Package Includes :-

1 X 74LS598 8-Bit Shift Register IC (74598) DIP-20 Package

Reviews

There are no reviews yet.

Be the first to review “74LS598 8-Bit Shift Register IC (74598) DIP-20 Package”

Your email address will not be published. Required fields are marked *

Related products

74HC163 Presettable synchronous Binary counter IC (74163) DIP-16 Package
Add to wishlist Compare

74HC163 Presettable synchronous Binary counter IC (74163) DIP-16 Package

Read more
The 74HC163; 74HCT163 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset to a HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action. It causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW after the next positive-going transition on the clock input (CP). This action occurs regardless of the levels at input pins PE, CET and CEP. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate. The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC

Features :-

  • Complies with JEDEC standard no. 7A
  • Input levels:
For 74HC163: CMOS level For 74HCT163: TTL level
  • Synchronous counting and loading
  • 2 count enable inputs for n-bit cascading
  • Synchronous reset
  • Positive-edge triggered clock
  • ESD protection:
HBM JESD22-A114F exceeds 2 000 V MM JESD22-A115-A exceeds 200 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C
ENQUIRY!
74HC158 Quad 2-Input Multiplexer IC (74158 IC) DIP-16 Package
Add to wishlist Compare

74HC158 Quad 2-Input Multiplexer IC (74158 IC) DIP-16 Package

Read more
74HC158 is a 16 Pin Quad 2-Input Multiplexer IC having 2V to 6V Operating Voltage range with 1uA Low Input current and high noise immunity. It select 4 bits of data from two sources under the control of a common data select input (S). The enable input (E) is active LOW. When E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.

Features:-

  • Common Select Input
  • Separate Enable Inputs
  • Buffered inputs and Outputs
  • Fanout (Over Temperature Range)
  • Standard Outputs  : 10 LSTTL Loads
  • Bus Driver Outputs : 15 LSTTL Loads
  • Wide Operating Temperature Range : -55oC to 125oC
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
  • 2V to 6V Operation
  • High Noise Immunity: NIL = 30%, NIH = 30%of VCC at VCC = 5V
  • HCT Types-
  • 4.5V to 5.5V Operation
  • Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min)
  • CMOS Input Compatibility, Il≤1μA at VOL, VOH
 
ENQUIRY!
74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package
Add to wishlist Compare

74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package

Read more
The 74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input IA=B also serves as an active LOW enable input

Features :-

  • Compares two 8-bit words in 6.5 ns typ
  • Expandable to any word length
  • 20-pin package
ENQUIRY!
74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package
Add to wishlist Compare

74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package

Read more
74HC109 Dual J-K Positive-Edge-Triggered Flip-Flop IC – DIP-16 Package The 74HC109 is a dual positive edge triggered JK flip-flop featuring individual nJ and nK inputs. It has clock (nCP) inputs, set (nSD) and reset (nRD) inputs and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The nJ and nK inputs control the state changes of the flip-flops as described in the mode select function table. The nJ and nK inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the nJ and nK inputs together. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product is known as 74109 IC, 74109 SMD IC, 74HC109 IC, 74HC109 SMD IC, Components, Dual J-K Positive-Edge-Triggered Flip-Flops IC, Dual J-K Positive-Edge-Triggered Flip-Flops SMD IC, SN74HC109D, CD74HC109M, 74HC109D, CD74HC109E, SN74HC109N, CD74HC109ME4.

Features :-

  • Input Levels :
– For 74HC109: CMOS level – For 74HCT109: TTL level
  • J and K inputs for easy D-type flip-flop
  • Toggle flip-flop or “do nothing” mode
  • Specified in compliance with JEDEC standard no. 7A
  • ESD protection:
– HBM JESD22-A114F exceeds 2000 V – MM JESD22-A115-A exceeds 200 V
  • Multiple package options
ENQUIRY!
74F109 Positive J-K Positive Edge-Triggered Flip-Flops IC (74109) DIP-16 Package
Add to wishlist Compare

74F109 Positive J-K Positive Edge-Triggered Flip-Flops IC (74109) DIP-16 Package

Read more
The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are edge-triggered inputs which control the state changes of the flip-flops as described in the function table. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. The J and K inputs must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. The JK design allows operation as a D flip-flop by tying J and K inputs together. Although the clock input is level sensitive, the positive transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock to output delay time for reliable operation

Features :-

Industrial temperature range available (–40°C to +85°C)
ENQUIRY!
74HC20 Dual 4-input NAND Gate IC (7420 IC) DIP-14 Package
Add to wishlist Compare

74HC20 Dual 4-input NAND Gate IC (7420 IC) DIP-14 Package

Read more
The 74HC20 is a 14 Pin Quad 4-Input NAND Gate IC. This device contains four independent gates each of which performs the logic NAND function. NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs. All devices have high noise immunity and the ability to drive 10 LS-TTL loads. The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground.
ENQUIRY!

Product Enquiry