CD40109 CMOS Quad Low-to-High Voltage Level Shifter IC DIP-16 Package

CD40109 CMOS Quad Low-to-High Voltage Level Shifter IC DIP-16 Package

In Stock
ENQUIRY!
Category:

CD40109 contains four low-to-high-voltage level-shifting circuits. Each circuit will shift a low-voltage digital-logic input signal (A, B, C, D) with logical 1 = VCC and logical 0 = VSS to a high-voltage output signal (E, F, G, H) with logical 1 = VDD and logical 0 = VSS.

The RCA-CD40109, unlike other low-to-high level-shifting circuits, does not require the presence of the high-voltage supply (VDD) before the application of either the low-voltage supply (VCC) or the input signals. There are no restrictions on the sequence of application of VDD, VCC, or the input signals. In addition, with one exception there are no restrictions on the relative magnitudes of the supply voltages or input signals within the device maximum ratings, provided that the input signal swings between VSS and at least 0.7 VCC; VCC may exceed VDD, and input signals may exceed VCC and VDD. When operated in the mode VCC > VDD, the CD40109 will operate as a high-to-low level-shifter.

The CD40109 also features individual three-state output capability. A low level on any of the separately enabled three-state output controls produces a high-impedance state in the corresponding output.

Description

Features:-

  • Qualified for Automotive Applications
  • Independent of Power Supply Sequence Considerations
    • VCC Can Exceed VDD
    • Input Signals can Exceed Both VCC and VDD
  • Up and Down Level-Shifting Capability
  • Three-State Outputs With Separate Enable Controls
  • Standardized Symmetrical Output Characteristics
  • 100% Tested for Quiescent Current at 20 V
  • Maximum Input Current:
    • 1 µA at 18 V Over Full Package-Temperature Range
    • 100 nA at 18 V and 25°C
  • Noise Margin (Full Package-Temperature Range):
    • 1 V at VCC = 5 V, VDD = 10 V
    • 2 V at VCC = 10 V, VDD = 15 V
  • 5-V, 10-V, and 15-V Parametric Ratings
  • Meets All Requirements of JEDEC Tentative Standard No. 13B, “Standard specifications for Description of ’B’ Series CMOS Devices”
  • Latch-Up Performance Meets 50 mA per JESD 78, Class I
  • APPLICATIONS
    • High-or-Low Level-Shifting With Three-State Outputs for Unidirectional or Bidirectional Bussing
    • Isolation of Logic Subsystem Using Separate Power Supplies from Supply Sequencing, Supply Loss, and Supply Regulation Considerations.

Specifications:-

Parameters Specification
Part number CD40109B-Q1
Technology Family CD4000
Bits (#) 4
Voltage (Nom) (V) 5, 10, 15
IOH (Max) (mA) -6.8
IOL(Max)(mA) 6.8
F @ nom voltage (Max) (MHz) 50
ICC @ nom voltage (Max)  (mA) 0.001
Schmitt trigger No
tpd @ nom Voltage (Max) (ns) 600
Rating See Datasheet
Package Group SO | 16

Reviews

There are no reviews yet.

Be the first to review “CD40109 CMOS Quad Low-to-High Voltage Level Shifter IC DIP-16 Package”

Your email address will not be published. Required fields are marked *

Related products

CD4033 5-Stage Johnson Decade counter IC DIP-16 Package
Add to wishlist Compare

CD4033 5-Stage Johnson Decade counter IC DIP-16 Package

Read more
CD4033 consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving one stage in a numerical display. These devices are particularly advantageous in display applications where low power dissipation and /or low package count are important. Inputs common to both types are CLOCK, RESET, & CLOCK INHIBIT; common outputs are CARRY OUT and the seven decoded outputs (a, b, c, d, e, f, g).  Signals peculiar to the CD4033 are RIPPLE-BLANKING INPUT AND LAMP TEST INPUT and a RIPPLE-BLANKING OUTPUT. A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. The CLOCK INHIBIT signal can be used as a negative-edge clock if the clock line is held high. Anti lock gating is provided on the JOHNSON counter, thus assuring proper counting sequence. The CARRY-OUT (Cout) signal completes one cycle every ten CLOCK INPUT cycles and is used to clock the succeeding decade directly in a multi-decade counting chain. The seven decoded outputs (a, b, c, d, e, f, g) illuminate the proper segments in a seven segment display device used for representing the decimal numbers 0 to 9. The 7-segment outputs go high on selection in the CD4033. The CD4033 series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
ENQUIRY!
CD4012 Dual 4-Input NAND Gate IC DIP-14 Package
Add to wishlist Compare

CD4012 Dual 4-Input NAND Gate IC DIP-14 Package

Read more
The NAND gate is monolithic complementary MOS (CMOS) integrated circuits. The N- and P-channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge and latching conditions.
ENQUIRY!
CD4029 Binary Decade Up-Down Counter IC DIP-16 Package
Add to wishlist Compare

CD4029 Binary Decade Up-Down Counter IC DIP-16 Package

Read more
CD4029 consists of a four-stage binary or BCD-decade up/ down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN (CLOCK ENABLE), BINARY/DECADE, UP/DOWN, PRESET ENABLE, and four individual JAM signals. Q1, Q2, Q3, Q4 and a CARRY OUT signal are provided as outputs. A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN and PRE-SET ENABLE signals are low. Advancement is inhibited when the CARRY-IN or PRESET ENABLE signals are high. The CARRY-OUT signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the DOWN mode provided the CARRY-IN signal is low. The CARRY-IN signal in the low state can thus be considered a CLOCK ENABLE. The CARRY-IN terminal must be connected to VSS when not in use. Binary counting is accomplished when the BINARY/DECADE input is high; the counter counts in the decade mode when the BINARY/DECADE input is low. The counter counts up when the UP/DOWN input is high, and down when the UP/DOWN input is low. Multiple packages can be connected in either a parallel clocking or a ripple-clocking arrangement as shown in Figure 17. Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times. The CD4029 is supplied in these 16-lead outline packages: Braze Seal DIP H4X Frit Seal DIP H1F Ceramic Flatpack H6W.
ENQUIRY!
CD4027 Dual JK Flip Flop IC DIP-16 Package
Add to wishlist Compare

CD4027 Dual JK Flip Flop IC DIP-16 Package

Read more
CD4027 is a single monolithic chip integrated circuit containing two identical complementary-symmetry J-K master-slave flip-flops. Each flip-flop has provisions for individual J, K, Set, Reset, and Clock input signals. Buffered Q and Q\ signals are provided as outputs. This input-ouput arrangement provides for compatible operation with the RCA-CD4013B dual D-type flip-flop. The CD4027 is useful in performing control, register, and toggle functions. Logic levels present at the J and K inputs along with internal self-steering control the state of each flip-flop; changes in the flip-flop state are synchronous with the positive-going transition of the clock pulse. Set and reset functions are independent of the clock and are initiated when a high level signal is present at either the Set or Reset input. The CD4027 types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
ENQUIRY!
CD4001 Quad 2 Input NOR Gate IC DIP-14 Package
Add to wishlist Compare

CD4001 Quad 2 Input NOR Gate IC DIP-14 Package

Read more
CD4001 NOR gates provide the system designer with direct implementation of the NOR function and supplement the existing family of CMOS gates. All inputs and outputs are buffered. The CD4001 types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix).
ENQUIRY!
CD4026 Decade Counter/Divider IC DIP-16 Package
Add to wishlist Compare

CD4026 Decade Counter/Divider IC DIP-16 Package

Read more
CD4026 consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving one stage in a numerical display. These devices are particularly advantageous in display applications where low power dissipation and /or low package count are important. Inputs common to both types are CLOCK, RESET, & CLOCK INHIBIT; common outputs are CARRY OUT and the seven decoded outputs (a, b, c, d, e, f, g). Additional inputs and outputs for the CD4026 include DISPLAY ENABLE input and DISPLAY ENABLE and UNGATED "C-SEGMENT" outputs. A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. The CLOCK INHIBIT signal can be used as a negative-edge clock if the clock line is held high. Antilock gating is provided on the JOHNSON counter, thus assuring proper counting sequence. The CARRY-OUT (Cout) signal completes one cycle every ten CLOCK INPUT cycles and is used to clock the succeeding decade directly in a multi-decade counting chain. The seven decoded outputs (a, b, c, d, e, f, g) illuminate the proper segments in a seven segment display device used for representing the decimal numbers 0 to 9. The CD4026  outputs go high only when the DISPLAY ENABLE IN is high. The CD4026 series type is supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
ENQUIRY!

Product Enquiry