74LS352 Dual 4-input Multiplexer IC (74352) DIP-16 Package

74LS352 Dual 4-input Multiplexer IC (74352) DIP-16 Package

In Stock
ENQUIRY!
Category:

Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections

Description

Features :-

  • Inverting version of DM54/74LS153
  • Permits multiplexing from N lines to 1 line
  • Performs parallel-to-serial conversion
  • Strobe (enable) line provided for cascading (N lines to n lines)
  • High fan-out, low-impedance, totem-pole outputs
  • Typical power dissipation 31mW

Specifications :-

  • Supply Voltage : 4.75 – 5.25V
  • Input HIGH Voltage : 2.0V
  • Input LOW Voltage : 0.8V
  • High Level Output Current : -0.4mA
  • Low Level Output Current : 8mA
  • Free Air Operating Temperature : 70°C

Package Includes :-

1 X 74LS352 Dual 4-input Multiplexer IC (74352) DIP-16 Package

Reviews

There are no reviews yet.

Be the first to review “74LS352 Dual 4-input Multiplexer IC (74352) DIP-16 Package”

Your email address will not be published. Required fields are marked *

Related products

74F574 Octal Edge-Triggered D-Type Flip-Flop with 3-State Outputs IC (74574) DIP-20 Package
Add to wishlist Compare

74F574 Octal Edge-Triggered D-Type Flip-Flop with 3-State Outputs IC (74574) DIP-20 Package

Read more
This 8-bit flip-flop features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight flip-flops of the SN74F574 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs will be set to the logic levels that were set up at the data (D) inputs. A buffered output enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The output enable (OE) does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. The SN74F574 is characterized for operation from 0°C to 70°C.

Features :-

  • Eight D-Type Flip-Flops in a Single Package
  • 3-State Bus-Driving True Outputs
  • Full Parallel Access for Loading
  • Buffered Control Inputs
  • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs
ENQUIRY!
74HC137 3-to-8 line Decoder/Demultiplexer IC (74138 IC) DIP-16 Package
Add to wishlist Compare

74HC137 3-to-8 line Decoder/Demultiplexer IC (74138 IC) DIP-16 Package

Read more
The 74HC137 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications. The circuit features high noise immunity and low power consumption usually associated with CMOS circuitry, yet has speeds comparable to low power Schottky TTL logic. The 74HC137 has 3 binary select inputs (A, B, and C). If the device is enabled, these inputs determine which one of the eight normally HIGH outputs will go LOW. Two active LOW and one active HIGH enables (G1, G2A and G2B) are provided to ease the cascading of decoders. The decoder’s outputs can drive 10 low power Schottky TTL equivalent loads, and are functionally and pin equivalent to the 74LS137. All inputs are protected from damage due to static discharge by diodes to VCC and ground.

Features:-

  • Combines 3-to-8 decoder with 3-bit latch
  • Multiple input enable for easy expansion or independent controls
  • Active LOW mutually exclusive outputs
  • Low-power dissipation
  • Complies with JEDEC standard no. 7A
  • Multiple package options
ENQUIRY!
74F138 1-of-8 Decoder/Demultiplexer IC (74138) DIP-16 Package
Add to wishlist Compare

74F138 1-of-8 Decoder/Demultiplexer IC (74138) DIP-16 Package

Read more
The 74F138 decoder accepts three binary weighted inputs (A0, A1, A2) and when enabled, provides eight mutually exclusive, active low outputs (Q0 – Q7). The device features three enable inputs; two active low (E0, E1) and one active high (E2). Every output will be high unless E0 and E1 are low and E2 is high. This multiple enable function allows easy parallel expansion of the device to 1–of–32 (5 lines to 32 lines) decoder with just four 74F138s and one inverter The device can be used as an eight output demultiplexer by using one of the active low enable inputs as the data input and the remaining enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active high or active low state.

Features :-

  • Demultiplexing capability
  • Multiple input enable for easy expansion
  • Ideal for memory chip select decoding
  • Industrial temperature range available (–40°C to +85°C)
 
ENQUIRY!
74F541 Octal Buffer/Line Driver with 3-State Outputs IC (74541) DIP-20 Package
Add to wishlist Compare

74F541 Octal Buffer/Line Driver with 3-State Outputs IC (74541) DIP-20 Package

Read more
The 74F541 except that the inputs and outputs are on opposite sides of the package (see Connection Diagrams). This pinout arrangement makes these devices especially useful as output ports for microprocessors, allowing ease of layout and greater PC board density

Features :-

  • 3-STATE outputs drive bus lines
  • Inputs and outputs opposite side of package, allowing easier interface to microprocessors
ENQUIRY!
74F113 Dual JK Negative Edge-Triggered Flip-Flop IC (74113) DIP-16 Package
Add to wishlist Compare

74F113 Dual JK Negative Edge-Triggered Flip-Flop IC (74113) DIP-16 Package

Read more
The  74F113  offers  individual  J,  K,  Set and  Clock inputs. When the clock goes  HIGH, the inputs are enabled  and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flip-flop  will  perform  according  to  the  Truth  Table  as  long  as minimum setup and hold times are observed. Input data is transferred  to  the  outputs  on  the  falling  edge  of  the  clock pulse.

Features :-

  • Asynchronous input: LOW input to SD sets Q to HIGH level Set is independent of clock
ENQUIRY!
74F533 Octal Transparent Latch with 3-State Outputs IC (74533) DIP-20 Package
Add to wishlist Compare

74F533 Octal Transparent Latch with 3-State Outputs IC (74533) DIP-20 Package

Read more
The 74F533 consists of eight latches with 3-STATE outputs for   bus   organized   system   applications.   The   flip-flops appear transparent to the data when Latch Enable (LE) is HIGH.  When  LE  is  LOW,  the  data  that  meets  the  setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.

Features :-

  • Eight latches in a single package
  • 3-STATE outputs for bus interfacing
ENQUIRY!

Product Enquiry