74LS273 Octal D-type Flip-Flop with Reset IC (74273) DIP-20 Package

74LS273 Octal D-type Flip-Flop with Reset IC (74273) DIP-20 Package

In Stock
ENQUIRY!
Category:

These monolithic, positive-edge-triggered flipflops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect ar the output. These flip-flops are guaranteed to respond to clock frequencies ranging form 0 to 30 megahertz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 39 milliwatts per flip-flop for the ′273 and 10 milliwatts for the ′LS273.

Description

Features :-

  • Contains Eight Flip-Flops With Single-Rail Outputs
  • Buffered Clock and Direct Clear Inputs
  • Individual Data Input to Each Flip-Flop

Specifications :-

  • Supply Voltage : 4.75 – 5.25V
  • High-level output current : -800µA
  • Low-level output current : 16mA
  • Clock frequency : 30MHz
  • Width of clock or clear pulse : 16.5ns

Package Includes :-

1 X 74LS273 Octal D-type Flip-Flop with Reset IC (74273) DIP-20 Package

Reviews

There are no reviews yet.

Be the first to review “74LS273 Octal D-type Flip-Flop with Reset IC (74273) DIP-20 Package”

Your email address will not be published. Required fields are marked *

Related products

74HC158 Quad 2-Input Multiplexer IC (74158 IC) DIP-16 Package
Add to wishlist Compare

74HC158 Quad 2-Input Multiplexer IC (74158 IC) DIP-16 Package

Read more
74HC158 is a 16 Pin Quad 2-Input Multiplexer IC having 2V to 6V Operating Voltage range with 1uA Low Input current and high noise immunity. It select 4 bits of data from two sources under the control of a common data select input (S). The enable input (E) is active LOW. When E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.

Features:-

  • Common Select Input
  • Separate Enable Inputs
  • Buffered inputs and Outputs
  • Fanout (Over Temperature Range)
  • Standard Outputs  : 10 LSTTL Loads
  • Bus Driver Outputs : 15 LSTTL Loads
  • Wide Operating Temperature Range : -55oC to 125oC
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
  • 2V to 6V Operation
  • High Noise Immunity: NIL = 30%, NIH = 30%of VCC at VCC = 5V
  • HCT Types-
  • 4.5V to 5.5V Operation
  • Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min)
  • CMOS Input Compatibility, Il≤1μA at VOL, VOH
 
ENQUIRY!
74F393 Dual 4-Bit Binary Ripple Counter IC (74393) DIP-14 Package
Add to wishlist Compare

74F393 Dual 4-Bit Binary Ripple Counter IC (74393) DIP-14 Package

Read more
The 74F393 is a Dual Ripple Counter with separate Clock (CPn) and Master Reset (MR) inputs to each counter. The two counters are identified by the “a” and “b” suffixes in the pin configuration. The operation of each half of the 74F393 is the same. The counters are triggered by a High-to-Low transition of the Clock (CPa and CPb)inputs. The counter outputs are internally connected to provide Clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high speed address decoding. The Master Resets (MRa and MRb) are active High asynchronous inputs; one for each 4-bit counter. A High level in the MR input overrides the Clock and sets the outputs Low

Features :-

  • Two 4-bit binary counters
  • Two Master Resets to clear each 4-bit counter individually
ENQUIRY!
74F244 Octal Buffers/Line Drivers with 3-State Outputs IC (74244) DIP-20 Package
Add to wishlist Compare

74F244 Octal Buffers/Line Drivers with 3-State Outputs IC (74244) DIP-20 Package

Read more
The 74F244 is an octal buffer that is ideal for driving bus lines of buffer memory address registers. The outputs are all capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two output enables, OEa and OEb, each controlling four of the 3-State outputs. The 74F244 is functionally equivalent to the 74F244. It has been designed to reduce effects of ground noise. Other advantages are noted in the features

Features :-

  • Octal bus interface
  • 3-State output buffer sink 64mA
  • 15mA source current
  • Guaranteed output skew less than 2.0ns (74F244B)
  • Reduced ground bounce (74F244B)
  • Reduced ICC (74F244B)
  • Reduced loading (74F244B IIL = 40μA)
  • Split lead frame offers increased noise immunity (74F244B)
  • Industrial temperature range available (-40°C to +85°C) for 74F244
  • 74F244 available in SSOP Type II package
ENQUIRY!
74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package
Add to wishlist Compare

74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package

Read more
The 74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input IA=B also serves as an active LOW enable input

Features :-

  • Compares two 8-bit words in 6.5 ns typ
  • Expandable to any word length
  • 20-pin package
ENQUIRY!
74HC137 3-to-8 line Decoder/Demultiplexer IC (74138 IC) DIP-16 Package
Add to wishlist Compare

74HC137 3-to-8 line Decoder/Demultiplexer IC (74138 IC) DIP-16 Package

Read more
The 74HC137 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications. The circuit features high noise immunity and low power consumption usually associated with CMOS circuitry, yet has speeds comparable to low power Schottky TTL logic. The 74HC137 has 3 binary select inputs (A, B, and C). If the device is enabled, these inputs determine which one of the eight normally HIGH outputs will go LOW. Two active LOW and one active HIGH enables (G1, G2A and G2B) are provided to ease the cascading of decoders. The decoder’s outputs can drive 10 low power Schottky TTL equivalent loads, and are functionally and pin equivalent to the 74LS137. All inputs are protected from damage due to static discharge by diodes to VCC and ground.

Features:-

  • Combines 3-to-8 decoder with 3-bit latch
  • Multiple input enable for easy expansion or independent controls
  • Active LOW mutually exclusive outputs
  • Low-power dissipation
  • Complies with JEDEC standard no. 7A
  • Multiple package options
ENQUIRY!
74HC161 4-Bit Presettable Synchronous Binary Counter IC (74161) DIP-16 Package
Add to wishlist Compare

74HC161 4-Bit Presettable Synchronous Binary Counter IC (74161) DIP-16 Package

Read more
The 74HC161 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters maybe preset HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW regardless of the levels at input pins CP, PE, CET and CEP (thus providing an asynchronous clear function). The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time ,according to the following formula:
ENQUIRY!

Product Enquiry