74HC368 Hex Inverting Buffer Line Driver IC (74368 IC) DIP-16 Package

74HC368 Hex Inverting Buffer Line Driver IC (74368 IC) DIP-16 Package

In Stock
ENQUIRY!
Category:

The 74HC368; 74HCT368 is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs include clamp diodes enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Description

Features :-

  • Wide supply voltage range from 2.0 to 6.0 V
  • Input levels:

                  For 74HC368: CMOS level

                  For 74HCT368: TTL level

  • CMOS low power dissipation
  • High noise immunity
  • Inverting 3-state outputs
  • Complies with JEDEC standards

                 JESD8C (2.7 V to 3.6 V)

                 JESD7A (2.0 V to 6.0 V)

  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • ESD protection:

                HBM JESD22-A114F exceeds 2000 V

                MM JESD22-A115-A exceeds 200 V

  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

Specifications :-

Symbol Parameter Min Max Unit
VCC Supply Voltage  -0.5  +7 V
IIK input clamping current  –  +20 mA
Iok output clamping current   –  +20 mA
IO output current  –   +35 mA
ICC supply current  – 70 mA
IGND ground current  -70  – mA
Tstg storage temperature  -65  +150 °C
Ptot total power dissipation         –      500 mW

Package Includes :-

1 X 74HC368 Hex Inverting Buffer Line Driver IC (74368 IC) DIP-16 Package

Reviews

There are no reviews yet.

Be the first to review “74HC368 Hex Inverting Buffer Line Driver IC (74368 IC) DIP-16 Package”

Your email address will not be published. Required fields are marked *

Related products

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop IC (7474) DIP-14 Package
Add to wishlist Compare

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop IC (7474) DIP-14 Package

Read more
The F74 is a dual D-type flip-flop with Direct Clear and Set inputs  and  complementary  (Q,  Q)  outputs.  Information  at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold  voltage  has  been  passed,  the  Data  input  is locked out and information present will not be transferred to the  outputs  until  the  next  rising  edge  of  the  Clock  Pulse input.

Features :-

  • Asynchronous Inputs:
  • LOW input to SD sets Q to HIGH level
  • LOW input to CD sets Q to LOW level
  • Clear and Set are independent of clock
  • Simultaneous LOW on CD and SD makes both Q and Q HIGH
ENQUIRY!
74F251 8-Inputs Multiplexer with 3-State Outputs IC (74251) DIP-16 Package
Add to wishlist Compare

74F251 8-Inputs Multiplexer with 3-State Outputs IC (74251) DIP-16 Package

Read more
The 74F251 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided

Features :-

  • Multifunctional Capacity
  • On-Chip Select Logic Decoding
  • Inverting and Noninverting 3-State Output
ENQUIRY!
74F244 Octal Buffers/Line Drivers with 3-State Outputs IC (74244) DIP-20 Package
Add to wishlist Compare

74F244 Octal Buffers/Line Drivers with 3-State Outputs IC (74244) DIP-20 Package

Read more
The 74F244 is an octal buffer that is ideal for driving bus lines of buffer memory address registers. The outputs are all capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two output enables, OEa and OEb, each controlling four of the 3-State outputs. The 74F244 is functionally equivalent to the 74F244. It has been designed to reduce effects of ground noise. Other advantages are noted in the features

Features :-

  • Octal bus interface
  • 3-State output buffer sink 64mA
  • 15mA source current
  • Guaranteed output skew less than 2.0ns (74F244B)
  • Reduced ground bounce (74F244B)
  • Reduced ICC (74F244B)
  • Reduced loading (74F244B IIL = 40μA)
  • Split lead frame offers increased noise immunity (74F244B)
  • Industrial temperature range available (-40°C to +85°C) for 74F244
  • 74F244 available in SSOP Type II package
ENQUIRY!
74F113 Dual JK Negative Edge-Triggered Flip-Flop IC (74113) DIP-16 Package
Add to wishlist Compare

74F113 Dual JK Negative Edge-Triggered Flip-Flop IC (74113) DIP-16 Package

Read more
The  74F113  offers  individual  J,  K,  Set and  Clock inputs. When the clock goes  HIGH, the inputs are enabled  and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flip-flop  will  perform  according  to  the  Truth  Table  as  long  as minimum setup and hold times are observed. Input data is transferred  to  the  outputs  on  the  falling  edge  of  the  clock pulse.

Features :-

  • Asynchronous input: LOW input to SD sets Q to HIGH level Set is independent of clock
ENQUIRY!
74HC137 3-to-8 line Decoder/Demultiplexer IC (74138 IC) DIP-16 Package
Add to wishlist Compare

74HC137 3-to-8 line Decoder/Demultiplexer IC (74138 IC) DIP-16 Package

Read more
The 74HC137 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications. The circuit features high noise immunity and low power consumption usually associated with CMOS circuitry, yet has speeds comparable to low power Schottky TTL logic. The 74HC137 has 3 binary select inputs (A, B, and C). If the device is enabled, these inputs determine which one of the eight normally HIGH outputs will go LOW. Two active LOW and one active HIGH enables (G1, G2A and G2B) are provided to ease the cascading of decoders. The decoder’s outputs can drive 10 low power Schottky TTL equivalent loads, and are functionally and pin equivalent to the 74LS137. All inputs are protected from damage due to static discharge by diodes to VCC and ground.

Features:-

  • Combines 3-to-8 decoder with 3-bit latch
  • Multiple input enable for easy expansion or independent controls
  • Active LOW mutually exclusive outputs
  • Low-power dissipation
  • Complies with JEDEC standard no. 7A
  • Multiple package options
ENQUIRY!
74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package
Add to wishlist Compare

74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package

Read more
74HC109 Dual J-K Positive-Edge-Triggered Flip-Flop IC – DIP-16 Package The 74HC109 is a dual positive edge triggered JK flip-flop featuring individual nJ and nK inputs. It has clock (nCP) inputs, set (nSD) and reset (nRD) inputs and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The nJ and nK inputs control the state changes of the flip-flops as described in the mode select function table. The nJ and nK inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the nJ and nK inputs together. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product is known as 74109 IC, 74109 SMD IC, 74HC109 IC, 74HC109 SMD IC, Components, Dual J-K Positive-Edge-Triggered Flip-Flops IC, Dual J-K Positive-Edge-Triggered Flip-Flops SMD IC, SN74HC109D, CD74HC109M, 74HC109D, CD74HC109E, SN74HC109N, CD74HC109ME4.

Features :-

  • Input Levels :
– For 74HC109: CMOS level – For 74HCT109: TTL level
  • J and K inputs for easy D-type flip-flop
  • Toggle flip-flop or “do nothing” mode
  • Specified in compliance with JEDEC standard no. 7A
  • ESD protection:
– HBM JESD22-A114F exceeds 2000 V – MM JESD22-A115-A exceeds 200 V
  • Multiple package options
ENQUIRY!

Product Enquiry