74HC280 9-bit Parity Generator IC (74280 IC) DIP-14 Package

74HC280 9-bit Parity Generator IC (74280 IC) DIP-14 Package

In Stock
ENQUIRY!
Category:

The 74HC280 is a 9-bit parity generator or checker. Both even and odd parity outputs are available. The even parity output (PE) is HIGH when an even number of data inputs (I0 to I8)is HIGH. The odd parity output (PO) is HIGH when an odd number of data inputs are HIGH .Expansion to larger word sizes is accomplished by tying the even outputs (PE) of up to nine parallel devices to the final stage data inputs. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Description

FEATURES:-

  • Word-length easily expanded by cascading
  • Similar pin configuration to the “180” for easy system up-grading
  • Generates either odd or even parity for nine data bits
  • Output capability: standard
  • ICC category: MSI
Parameter Min Max Unit
Supply Voltage (VCC) -0.5 +7 V
input clamping current 0 +20 ma
ambient temperature -40 +125 °C
Input Rise or Fall Times 0 625 ns/V
total power dissipation 500 mW
output current +25 mA
supply current 50 MA

Package Includes:-

1 x 74HC280 9-bit Parity Generator IC (74280 IC) DIP-14 Package

Reviews

There are no reviews yet.

Be the first to review “74HC280 9-bit Parity Generator IC (74280 IC) DIP-14 Package”

Your email address will not be published. Required fields are marked *

Related products

74HC20 Dual 4-input NAND Gate IC (7420 IC) DIP-14 Package
Add to wishlist Compare

74HC20 Dual 4-input NAND Gate IC (7420 IC) DIP-14 Package

Read more
The 74HC20 is a 14 Pin Quad 4-Input NAND Gate IC. This device contains four independent gates each of which performs the logic NAND function. NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs. All devices have high noise immunity and the ability to drive 10 LS-TTL loads. The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground.
ENQUIRY!
74F138 1-of-8 Decoder/Demultiplexer IC (74138) DIP-16 Package
Add to wishlist Compare

74F138 1-of-8 Decoder/Demultiplexer IC (74138) DIP-16 Package

Read more
The 74F138 decoder accepts three binary weighted inputs (A0, A1, A2) and when enabled, provides eight mutually exclusive, active low outputs (Q0 – Q7). The device features three enable inputs; two active low (E0, E1) and one active high (E2). Every output will be high unless E0 and E1 are low and E2 is high. This multiple enable function allows easy parallel expansion of the device to 1–of–32 (5 lines to 32 lines) decoder with just four 74F138s and one inverter The device can be used as an eight output demultiplexer by using one of the active low enable inputs as the data input and the remaining enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active high or active low state.

Features :-

  • Demultiplexing capability
  • Multiple input enable for easy expansion
  • Ideal for memory chip select decoding
  • Industrial temperature range available (–40°C to +85°C)
 
ENQUIRY!
74F240 Octal Buffers/Line Drivers with 3-State Outputs IC (74240) DIP-20 Package
Add to wishlist Compare

74F240 Octal Buffers/Line Drivers with 3-State Outputs IC (74240) DIP-20 Package

Read more
The 74F240 are octal buffers and line drivers designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC and board density.

Features:-

  • 3-STATE outputs drive bus lines or buffer memory address registers
  • Outputs sink 64mA (48mA mil)
  • 12mA source current
  • Input clamp diodes limit high-speed termination effects
ENQUIRY!
74F64 4-2-3-2-Input AND-OR-Invert Gate IC (7464) DIP-14 Package
Add to wishlist Compare

74F64 4-2-3-2-Input AND-OR-Invert Gate IC (7464) DIP-14 Package

Read more
This device contains gates configured to perform a 4-2-3-2input AND-OR-INVERT function.
ENQUIRY!
74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package
Add to wishlist Compare

74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package

Read more
The 74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input IA=B also serves as an active LOW enable input

Features :-

  • Compares two 8-bit words in 6.5 ns typ
  • Expandable to any word length
  • 20-pin package
ENQUIRY!
74HC163 Presettable synchronous Binary counter IC (74163) DIP-16 Package
Add to wishlist Compare

74HC163 Presettable synchronous Binary counter IC (74163) DIP-16 Package

Read more
The 74HC163; 74HCT163 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset to a HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action. It causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW after the next positive-going transition on the clock input (CP). This action occurs regardless of the levels at input pins PE, CET and CEP. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate. The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC

Features :-

  • Complies with JEDEC standard no. 7A
  • Input levels:
For 74HC163: CMOS level For 74HCT163: TTL level
  • Synchronous counting and loading
  • 2 count enable inputs for n-bit cascading
  • Synchronous reset
  • Positive-edge triggered clock
  • ESD protection:
HBM JESD22-A114F exceeds 2 000 V MM JESD22-A115-A exceeds 200 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C
ENQUIRY!

Product Enquiry