74HC253 Dual 4-Bit Multiplexer IC (74253 IC) DIP-16 Package

74HC253 Dual 4-Bit Multiplexer IC (74253 IC) DIP-16 Package

In Stock
ENQUIRY!
Category:

74HC253 Dual 4-Bit Multiplexer IC (74253 IC) DIP-16 Package

The 74HC253 are high-speed Si-gate CMOS device sand are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC253 have two identical 4-input multiplexer switch 3-state outputs which select two bits from four sources selected by common data select inputs (S0,S1).When the individual output enable (1OE, 2OE) inputs of the 4-input multiplexers are HIGH, the outputs are forced to the high impedance OFF-state. The “253” is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels applied to S0and S1

Description

FEATURES:-

  • Non-inverting data path
  • 3-state outputs for bus interface
  • and multiplex expansion
  • Common select inputs
  • Separate output enable inputs
  • Output capability: bus driver
  • ICC category: MSI
Parameter Min Max Unit
propagation delay 17 17 ns
input capacitance 3.5 3.5 pf
ambient temperature -40 +125 °C
3-state output enable time nOE to nY 30 100 ns
power dissipation capacitance per multiplexer 55 55 ns
output transition time 14 60 ns
3-state output disable time nOE to nY 41 150 ns

Package Includes:-

1 x 74HC253 Dual 4-Bit Multiplexer IC (74253 IC) DIP-16 Package

Reviews

There are no reviews yet.

Be the first to review “74HC253 Dual 4-Bit Multiplexer IC (74253 IC) DIP-16 Package”

Your email address will not be published. Required fields are marked *

Related products

74F109 Positive J-K Positive Edge-Triggered Flip-Flops IC (74109) DIP-16 Package
Add to wishlist Compare

74F109 Positive J-K Positive Edge-Triggered Flip-Flops IC (74109) DIP-16 Package

Read more
The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are edge-triggered inputs which control the state changes of the flip-flops as described in the function table. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. The J and K inputs must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. The JK design allows operation as a D flip-flop by tying J and K inputs together. Although the clock input is level sensitive, the positive transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock to output delay time for reliable operation

Features :-

Industrial temperature range available (–40°C to +85°C)
ENQUIRY!
74F640 Octal Bus Transceiver Inverting (3-State) IC (74640) DIP-20 Package
Add to wishlist Compare

74F640 Octal Bus Transceiver Inverting (3-State) IC (74640) DIP-20 Package

Read more
The 74F640 is an octal transceiver featuring inverting 3-State bus compatible outputs in both transmit and receive directions. The B port outputs are capable of sinking 64mA and sourcing 15mA, providing very good capacitive drive characteristics. The device features an Output Enable (OE) input for easy cascading and Transmit/Receiver (T/R) input for direction control. The 3-State outputs, B0–B7, have been designed to prevent output bus loading if the power is removed from the device

Features :-

  • High-impedance NPN base inputs for reduced loading (70µA in High and Low states)
  • Ideal for applications which require high-output drive and minimal bus loading
  • Inverting version of 74F245
  • Octal bidirectional bus interface
  • 3-State outputs sink 64mA and source 15mA
ENQUIRY!
74HC20 Dual 4-input NAND Gate IC (7420 IC) DIP-14 Package
Add to wishlist Compare

74HC20 Dual 4-input NAND Gate IC (7420 IC) DIP-14 Package

Read more
The 74HC20 is a 14 Pin Quad 4-Input NAND Gate IC. This device contains four independent gates each of which performs the logic NAND function. NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs. All devices have high noise immunity and the ability to drive 10 LS-TTL loads. The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground.
ENQUIRY!
74F164 8-Bit Serial-in Parallel-Out Shift Register IC (74164) DIP-14 Package
Add to wishlist Compare

74F164 8-Bit Serial-in Parallel-Out Shift Register IC (74164) DIP-14 Package

Read more
The 74F164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered through one of two inputs (Dsa, Dsb); either input can be used as an active High enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied High. Data shifts one place to the right on each Low-to-High transition of the clock (CP) input, and enters into Q0 the logical AND of the two data inputs (Dsa, Dsb) that existed one setup time before the rising edge. A Low level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs Low.

Features :-

  • Gated serial data inputs
  • Typical shift frequency of 100MHz
  • Asynchronous Master Reset
  • Buffered clock and data inputs
  • Fully synchronous data transfer
  • Industrial temperature range available (–40 to +85 °C)
ENQUIRY!
74F393 Dual 4-Bit Binary Ripple Counter IC (74393) DIP-14 Package
Add to wishlist Compare

74F393 Dual 4-Bit Binary Ripple Counter IC (74393) DIP-14 Package

Read more
The 74F393 is a Dual Ripple Counter with separate Clock (CPn) and Master Reset (MR) inputs to each counter. The two counters are identified by the “a” and “b” suffixes in the pin configuration. The operation of each half of the 74F393 is the same. The counters are triggered by a High-to-Low transition of the Clock (CPa and CPb)inputs. The counter outputs are internally connected to provide Clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high speed address decoding. The Master Resets (MRa and MRb) are active High asynchronous inputs; one for each 4-bit counter. A High level in the MR input overrides the Clock and sets the outputs Low

Features :-

  • Two 4-bit binary counters
  • Two Master Resets to clear each 4-bit counter individually
ENQUIRY!
74F113 Dual JK Negative Edge-Triggered Flip-Flop IC (74113) DIP-16 Package
Add to wishlist Compare

74F113 Dual JK Negative Edge-Triggered Flip-Flop IC (74113) DIP-16 Package

Read more
The  74F113  offers  individual  J,  K,  Set and  Clock inputs. When the clock goes  HIGH, the inputs are enabled  and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flip-flop  will  perform  according  to  the  Truth  Table  as  long  as minimum setup and hold times are observed. Input data is transferred  to  the  outputs  on  the  falling  edge  of  the  clock pulse.

Features :-

  • Asynchronous input: LOW input to SD sets Q to HIGH level Set is independent of clock
ENQUIRY!

Product Enquiry