74HC192 Decade Up/Down Counter with Clear IC (74192 IC) DIP-16 Package

74HC192 Decade Up/Down Counter with Clear IC (74192 IC) DIP-16 Package

In Stock
ENQUIRY!
Category:

The 74HC192 is asynchronously presettable BCD Decade and Binary Up/Down synchronous counters, respectively. Presetting the counter to the number on the preset data inputs (P0-P3) is accomplished by a LOW asynchronous parallel load input (PL)\. The counter is incremented on the low-to-high transition of the Clock-Up input (and a high level on the Clock-Down input) and decremented on the low to high transition of the Clock-Down input (and a high level on the Clock-up input).

A high level on the MR input overrides any other input to clear the counter to its zero state. The Terminal Count up (carry) goes low half a clock period before the zero count is reached and returns to a high level at the zero count. The Terminal Count Down (borrow) in the count down mode likewise goes low half a clock period before the maximum count (9 in the 192 ) and returns to high at the maximum count. Cascading is effected by connecting the carry and borrow outputs of a less significant counter to the Clock-Up and CLock-Down inputs, respectively, of the next most significant counter.

Description

Features:-

  • Synchronous Counting and Asynchronous Loading
  • Two Outputs for N-Bit Cascading
  • Look-Ahead Carry for High-Speed Counting
  • Fanout (Over Temperature Range)
    • Standard Outputs 10 LSTTL Loads
    • Bus Driver Outputs 15 LSTTL Loads
  • Wide Operating Temperature Range –55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
    • 2V to 6V Operation
    • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • HCT Types
    • 4.5V to 5.5V Operation
    • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
    • CMOS Input Compatibility, Il  1µA at VOL, VOH
Specifications:-
Parameter Specification
Part Number CD74HC192
Technology Family HC
VCC (Min) (V) 2
VCC (Max) (V) 6
Bits (#) 4
Voltage (Nom) (V) 3.3, 5
F @ nom voltage (Max) (MHz) 28
ICC @ nom voltage (Max)(mA) 0.08
tpd @ nom Voltage (Max) (ns) 46
IOL (Max) (mA) 5.2
IOH (Max) (mA) -5.2
Rating See Data Sheet
Function Counter
Type Decade
Operating Temperature ©  -55 to 125
Package Group PDIP|16

Reviews

There are no reviews yet.

Be the first to review “74HC192 Decade Up/Down Counter with Clear IC (74192 IC) DIP-16 Package”

Your email address will not be published. Required fields are marked *

Related products

74HC158 Quad 2-Input Multiplexer IC (74158 IC) DIP-16 Package
Add to wishlist Compare

74HC158 Quad 2-Input Multiplexer IC (74158 IC) DIP-16 Package

Read more
74HC158 is a 16 Pin Quad 2-Input Multiplexer IC having 2V to 6V Operating Voltage range with 1uA Low Input current and high noise immunity. It select 4 bits of data from two sources under the control of a common data select input (S). The enable input (E) is active LOW. When E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.

Features:-

  • Common Select Input
  • Separate Enable Inputs
  • Buffered inputs and Outputs
  • Fanout (Over Temperature Range)
  • Standard Outputs  : 10 LSTTL Loads
  • Bus Driver Outputs : 15 LSTTL Loads
  • Wide Operating Temperature Range : -55oC to 125oC
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
  • 2V to 6V Operation
  • High Noise Immunity: NIL = 30%, NIH = 30%of VCC at VCC = 5V
  • HCT Types-
  • 4.5V to 5.5V Operation
  • Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min)
  • CMOS Input Compatibility, Il≤1μA at VOL, VOH
 
ENQUIRY!
74F138 1-of-8 Decoder/Demultiplexer IC (74138) DIP-16 Package
Add to wishlist Compare

74F138 1-of-8 Decoder/Demultiplexer IC (74138) DIP-16 Package

Read more
The 74F138 decoder accepts three binary weighted inputs (A0, A1, A2) and when enabled, provides eight mutually exclusive, active low outputs (Q0 – Q7). The device features three enable inputs; two active low (E0, E1) and one active high (E2). Every output will be high unless E0 and E1 are low and E2 is high. This multiple enable function allows easy parallel expansion of the device to 1–of–32 (5 lines to 32 lines) decoder with just four 74F138s and one inverter The device can be used as an eight output demultiplexer by using one of the active low enable inputs as the data input and the remaining enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active high or active low state.

Features :-

  • Demultiplexing capability
  • Multiple input enable for easy expansion
  • Ideal for memory chip select decoding
  • Industrial temperature range available (–40°C to +85°C)
 
ENQUIRY!
74F244 Octal Buffers/Line Drivers with 3-State Outputs IC (74244) DIP-20 Package
Add to wishlist Compare

74F244 Octal Buffers/Line Drivers with 3-State Outputs IC (74244) DIP-20 Package

Read more
The 74F244 is an octal buffer that is ideal for driving bus lines of buffer memory address registers. The outputs are all capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two output enables, OEa and OEb, each controlling four of the 3-State outputs. The 74F244 is functionally equivalent to the 74F244. It has been designed to reduce effects of ground noise. Other advantages are noted in the features

Features :-

  • Octal bus interface
  • 3-State output buffer sink 64mA
  • 15mA source current
  • Guaranteed output skew less than 2.0ns (74F244B)
  • Reduced ground bounce (74F244B)
  • Reduced ICC (74F244B)
  • Reduced loading (74F244B IIL = 40μA)
  • Split lead frame offers increased noise immunity (74F244B)
  • Industrial temperature range available (-40°C to +85°C) for 74F244
  • 74F244 available in SSOP Type II package
ENQUIRY!
74F280 9-Bit Parity Generator/Checker IC (74280) DIP-14 Package
Add to wishlist Compare

74F280 9-Bit Parity Generator/Checker IC (74280) DIP-14 Package

Read more
The  F280  is  a  high-speed  parity  generator/checker  that accepts  nine  bits  of  input  data  and  detects  whether  an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. I fan odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even out-put
ENQUIRY!
74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package
Add to wishlist Compare

74F521 8-Bit Identity Comparator IC (74521) DIP-20 Package

Read more
The 74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input IA=B also serves as an active LOW enable input

Features :-

  • Compares two 8-bit words in 6.5 ns typ
  • Expandable to any word length
  • 20-pin package
ENQUIRY!
74F194 4-Bit Bidirectional Universal Shift Register IC (74194) DIP-16 Package
Add to wishlist Compare

74F194 4-Bit Bidirectional Universal Shift Register IC (74194) DIP-16 Package

Read more
The functional characteristics of the 74F194 4-Bit Bidirectional Shift Register are indicated in the Logic Diagram and Function Table. The register is fully synchronous, with all operations taking place in less than 9ns (typical) for 74F, making the device especially useful for implementing very high speed CPUs, or for memory buffer registers. The 74F194 design has special logic features which increase the range of application. The synchronous operation of the device is determined by two Mode Select inputs, S0 and S1. As shown in the Mode Select-Function Table, data can be entered and shifted from left to right (shift right, Q0→Q1, etc.), or right to left (shift left,Q3→Q2, etc.), or parallel data  can be entered, loading all 4 bits of the register simultaneously. When both S0 and S1 are Low, existing data is retained in a hold (do nothing) mode. The first and last stages provide D-type Serial Data inputs (DSR, DSL) to allow multistage shift right or shift left data transfers without interfering with parallel load operation. Mode Select and data inputs on the74F194 are edge-triggered, responding only to the Low-to-High transition of the Clock (CP). Therefore, the only timing restriction is that the Mode Select and selected data inputs must be stable one setup time prior to the Low-to-High transition of the clock pulse. Signals on the Mode Select, Parallel Data (D0–D3) and Serial Data(DSR, DSL) can change when the clock is in either state, provide donly the recommended setup and hold times, with respect to the clock rising edge, are observed. The four Parallel Data inputs(D0–D3) are D-type inputs. Data appearing on (D0–D3) inputs whenS0 and S1 are High is transferred to the Q0–Q3 outputs respectively, following the next Low-to-High transition of the clock. When Low, the asynchronous Master Reset (MR) overrides all other input conditions and forces the Q outputs Low

Features :-

  • Shift right and shift left capability
  • Synchronous parallel and serial data transfer
  • Easily expanded for both serial and parallel operation
  • Asynchronous Master Reset
  • Hold (do nothing) mode
ENQUIRY!

Product Enquiry